FACULTY OF INFORMATICS

B.E. 4/4 (IT) I-Semester (Old) Examination, May / June 2018

Subject : VLSI Design

Time: 3 hours Max. Marks: 75

Note: Answer all questions from Part-A. Answer any FIVE questions from Part-B.

	Will Ok Lis Dr Will Dr Lis	PART – A (25 Marks) aw the transmission gate structure of 2 input XNOR gate. rite about pass characteristics of PFET. btain the layout of CMOS NOR2 gate. st the rules associated with stick diagram representation. aw the basic cells of NOT2, NAND2 using cell based design. rite about extension design rule with an example. hat is refresh operation in DRAM. aw the CPL structure of AND/NAND gate. st the tri-state primitives used in verilog. If erentiate between initial and always blocks.	3 2 3 2 3 2 3 2 3 2 3 2 3
PART – B (50 Marks)			
11	,	Obtain the CMOS circuits of the following : i) XOR2 gate ii) XNOR2 gate	5
	b)	Explain the drain and transconductance characteristics of NFET.	5
12	•	Obtain the layouts for series and parallel connected FETS. Draw the stick diagram representation of 4 i/p AOI gate.	5 5
13	•	Draw the RC switch model equivalent circuit for the CMOS inverter and derive the expression for rise and fall times of the inverter. To drive a load capacitance $C_L = 10$ PF and to minimize the delay in a cascade of inverters find the number of stages 'N' and scaling factor 'S' of each stage if the input capacitance $C_1 = 20$ fF.	7 of
14	,	Discuss the operation of basic IT DRAM cell. What is pseudo NMOS logic? Obtain the expression for the low output voltage $V_{\rm O}$ of a CMOS inverter using pseudo NMOS logic.	5 L 5
15	•	Write verilog code for a 4-bit ripple carry adder. What is cross talk. What are its effects. Write the expression for coupling capacitance $C_{\mathbb{C}}$ between two interconnect lines.	5 g 5
16	,	What is Domino logic? Draw the domino AND and OR gates. Obtain the expression for time constant of a m-rung ladder structure of a interconnect line interms of line resistance and capacitance.	5 a 5
17	a) b)	rite short notes : Scaling theory Layout of a Transmission gate Photolithiography ******	3 3 4