17

a)

b)

5

5

FACULTY OF INFORMATICS

B.E. 3/4 (IT) I - Semester (Main) Examination, Dec. 2014 / Jan. 2015

Subject: Digital Signal Processing

Time: 3 Hours Max.Marks: 75

Note: Answer all questions from Part A. Answer any five questions from Part B. PART – A (25 Marks)

1 Give the three representations of Discrete Time signal with an example. 2 2 Derive the relation between DFT and z-transform. 3 The frequency response of a digital filter is $H(e^{jw}) = (0.7 + 0.6 \cos w - 0.9 \cos 2w)e^{-j7.5w}$ Determine the phase delay and group delay. 3 2 4 What are the desirable characteristics of the frequency response of window function? 5 Differentiate between bilinear transformation and impulse invariant transformation. 3 6 Define truncation and rounding used to eliminate lower order bits of the result of an arithmetic 2 3 2 3 operation. 7 With a block diagram explain about MAC unit. List the major features of programmable digital signal processors. 8 9 Explain about DSP-based biotelemetry receiver system. 2 10 Write short notes on pipelining DSP processor. PART – B (50 Marks) Determine the impulse response and the unit step response of the system described by 11 a) the difference equation y(n) = 0.6 y(n-1) - 0.08 y(n-2) + x(n)6 Find the linear convolution of $x(n) = \{1, 2, -1, 2, 3, -2, -3, -1, 1, 1, 2, -1\}$ and $h(n) = \{1, 2\}$ using overlap save method. 4 12 a) Explain the concept of linear phase FIR filter design using windows. List out the merits and demerits of each window. 6 Realize the following FIR system with minimum number of multipliers. b) $H(z) = 0.2 + 0.4 z^{-1} + 0.6 z^{-2} + 0.4 z^{-3} + 0.2 z^{-4}$ H(z) = $(0.3 + \frac{1}{9}z^{-1} + 0.3z^{-2})(0.5 - \frac{1}{7}z^{-1} + 0.5z^{-2})$ 4 13 a) Explain in detail the Bilinear Transformation method of IIR filter design. 7 An analog filter has a transfer function H(s) = $\frac{10}{S^2 + 7S + 10}$. Design a digital filter b) equivalent to this using impulse invariant technique for T = 0.2 sec. 3 List out the different registers required to implement circular addressing mode. a) 7 7 b) Write the steps involved in Pointer updating algorithm for the circular addressing mode. 15 Explain in detail the architecture of TMS 320 C54XX DSP processor. a) 3 Write short notes on applications of DSP. b) 7 16 a) Explain with neat diagrams the computation of 8 point DFT using radix-2 DIT FFT. Find the circular convolution of the sequences 3 b) $X(n) = \{1, 1, 2, 1\}$ $Y(n) = \{1, 2, 3, 4\}$

Explain about the addressing modes of programmable DSP processors.

Draw and explain the structure of 4x4 Braun multiplier.