Code No. 3134 / O

## **FACULTY OF ENGINEERING**

B.E. 3/4 (ECE) I - Semester (Old) Examination, November 2016

Subject: Digital Integrated Circuits & Applications

Time: 3 Hours	Max.Marks: 75
Note: Answer all questions from Part A	. Answer any five questions from Part B.

## PART - A (25 Marks)

							ιο,				
.1.	Differentiate the Digital ICS according to their circuit complexity.							2			
. 2								3			
		$V_{\text{IL}}$	b) V <sub>IH</sub>		d) V <sub>OH</sub>			e Margiff			
3	Н	ow man	y BCD co	ounters are rea	assured to	impleme	ent a 3.1	/2 digit oi	meter di	splay.	2
4	Convert a JK-FF to D-FF.										
5	Implement the function of (A. D. C). E. (C. 4. C. T).							2			
6	Drow CMOS delicants TTI in a few states and the states are states as a second state of the state of the states are states as a second state of the state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a second state of the states are states as a sec								3		
7	W	hat are	the two n	najor compone	ents of disk	acess	¶ime?				3
8	Dr	aw a tv	vo input T	TL NAND gat	e with forte	pole o	output. (	Explain the	operation	n of token	
		le.									3
9	Di	fferenti	ate betwe	en SRAM and	DRAMS.						2
10	Dr	aw the	interface	of TTL to CM	25						2
				PAN	Г-В (5x10	0 = 50 N	farks)				
11	a) b)	Draw : Differe	and expla entiate the	in the operation in the contraction in the contract	on of a TTL TL, family v	. 2 input variants	OR Ga 74 L, 7	te. 4 LS and 7	4 HC.		5 5
12	a) b)	Write Comp	a short na a the ch	ites on Tri-sta aracteristics o	te logic in T of TTL, CM	ITL. OS and	ECL.				<b>4</b> 6
13	a) b)	Realiz Desig	a 2 bit n	multiplexer us nultiplier using	ing 4x1 and logic gates	d 2x1 m s.	ultiplex	ers.			5 5
14	a) b)	Desigr Show	n a MOD- how 7449	10 counter us 0's are casca	ing 7490. ded to cou	nt 0-999	9.				6 4
15		the cir	cuit.	memory interf						_	5
	O)	comm	are the ands use	advantages d in Flash mer	of Flash norv.	memor	y over	EPROM?	Explain	different	F

...2.

http://www.osmaniaonline.com

16 Design a sequence detector circuit to detect a serial input sequencing of 1010. It	should
produce an output 'L' whenever the input pattern is detected.	

10

Input: 10101010...
Output: 00010101...

\_ 17 Write a short note on any two from the following:

10

http://www.osmaniaonline.com

- a) Saturation logic family
- b) Carry look ahead adder
- c) Open drain in CMOS logic family

\*\*\*\*

http://www.osmaniaonline.com Whatsapp @ 9300930012 Your old paper & get 10/-पुराने पेपर्स भेजे और 10 रुपये पार्य, Paytm or Google Pay से