Code No. 3235

http://www.osmaniaonline.com

FACULTY OF ENGINEERING

B.E. 4/4 (ECE) I-Semester (Main) Examination, November / December 2016 Subject : VLSI Design

Time: 3 hours Max. Marks: 75

Note: Answer all questions from Part-A. Answer any FIVE questions from Part-B.

PART - A (25 Marks)

8 9	W Dir W W W	rite the syntax to declare 4 variables with name 'a' and 4 bits wide. rite verilog HDL code for 2 x 1 mux in gate level. hat is logic synthesis? fferentiate between blocking and non-blocking assignments, hat complications arise due to body effect? hat are the advantages of CMOS circuits over other MOS circuits? hy a good design should follow lambda based design rules? hat is sheet resistance? Give equation. compare DRAM with SRAM. esign 2 input AND gate using 2 x 1 mux.	
		PART - B (50 Marks)	
11	a) b)	What are the features of verillog HDL? Explain the concept of simulation along with its components.	5
12	a) b)	Explain compiler directive with examples. Explain timing control in verilog HDL with examples.	2
13	a) b)	Derive the equation for IDs taking channel length modulation into account. Design CMOS_EXOR gate.	6
14	a) b)	Draw stick diagram for 2 input NAND gate. Explain about BiCMOS inverter.	4
15	a) b)	What are the draw backs of carry look ahead adder? Design 4 bit barrel shifter.	2
16	a) b)	Draw and explain components of verilog module. Draw 1 bit full adder with 32/28 transistors.	5
17	a)	rite short notes on : Synthesis design flow Estimation of CMOS inverter delay	5
